We report the development of hybrid complementary inverters based on p-channel organic and n-channel metal oxide thin-film transistors (TFTs) both processed from solution at <200 C. For the organic TFTs, a ternary blend consisting of the small-molecule 2,7-dioctyl[1]benzothieno[3,2-b][1]benzothiophene, the polymer indacenodithiophene-benzothiadiazole (C 16 IDT-BT) and the p-type dopant C 60 F 48 was employed, whereas the isotype In 2 O 3 /ZnO heterojunction was used for the nchannel TFTs. When integrated on the same substrate, p-and n-channel devices exhibited balanced carrier mobilities up to 10 cm Emerging technology concepts such as the Internet-ofThings (IoT), printed, flexible and wearable electronics and sensors depend on semiconductor technologies that are characterized by low cost, mechanical flexibility and high electrical performance. Although incumbent thin-film transistor (TFT) technologies such as those based on silicon (Si) satisfy most of the performance requirements, their manufacturing relies on complex, and hence costly, processes, whilst their mechanical properties are inadequate for flexible applications.
1,2 As a result, in the last two decades, significant attention has been focused onto new material families such as organic and metal oxide semiconductors, 3-6 both of which combine processing versatility with good electrical performance. 7, 8 Such attributes are anticipated to drastically reduce the manufacturing cost in comparison to, for example, vacuum-based manufacturing processes such as sputtering, atomic layer deposition (ALD), etc. In addition, the charge carrier mobilities of both organic and metal oxide TFTs have now surpassed the benchmark mobility of 10 cm 2 /Vs, a value far superior to incumbent amorphous Si TFTs. [9] [10] [11] [12] Despite their unique attributes, organic and metal oxide semiconductors suffer from a common drawback, specifically their unipolar nature. For example, although a large number of high performance p-type organic semiconductors are readily available, their n-type counterparts are lacking in performance and stability. 13 On the other hand, metal oxides are inherently n-type with only a few p-type metal oxides known to date. 4, 12, 14 This characteristic lack of suitable material systems hinders the development of the so-called complementary circuitry since the latter relies on the integration of n-and the p-channel transistors on the same substrate. Complementary logic is of critical importance for the development of integrated circuits, as it enables both a dramatic reduction of the circuit's power dissipation, as compared to the unipolar logic circuits, and large-scale integration with high manufacturing yield. [15] [16] [17] [18] To address this issue, significant efforts have been made to develop hybrid complementary circuits by combining p-channel organic TFTs with n-channel metal oxide TFTs. [19] [20] [21] [22] However, the vast majority of the hybrid circuits demonstrated to date rely on costly vacuumbased processing techniques such as sputtering, 19, 20, 23 ALD, 24 and/or required high temperature processing that is incompatible with inexpensive flexible substrate materials such as plastic. 25, 26 Although significant progress towards plasticcompatible, solution-processed hybrid logic has been achieved in the recent years, these circuits show moderate performance primarily due to the large imbalance in the hole and electron mobilities. [27] [28] [29] [30] Here, we report the development of complementary logic inverters (NOT gates) based on combination of organic and metal oxide TFTs processed from solution-phase at temperatures in the range 100-200 C. Both the types of devices exhibit balanced hole and electron transport with mobility values in the range of 5-10 cm 2 /Vs. These high mobilities are achieved through the use of a third generation p-type organic blend semiconductor 11 and an n-type isotype In 2 O 3 / ZnO heterojunction, 7 for the p-channel and n-channel TFTs, respectively. By combining the p-and n-channel TFTs, we Authors to whom correspondence should be addressed. Electronic addresses: i.isakov@imperial.ac.uk and t.anthopoulos@imperial.ac.uk demonstrate the functional complementary circuits with state-of-the-art performance characteristics.
The metal oxide precursor solutions were prepared by dissolving indium nitrate hydroxide (Indium Corporation) in 2-methoxyethanol (Sigma) at a concentration of 20 mg/ml and zinc oxide nanoparticles (Sigma Aldrich) in ammonium hydroxide solution (50 w%, Sigma) at a concentration of 10 mg/ml. Organic blend solutions were prepared at a concentration of 10 mg/ml using the small molecule 2,
with polymer indacenodithiophene-benzothiadiazole (C 16 IDT-BT) at a ratio of 1:4 using a solvent mixture of tetralin and chlorobenzene (1:1). The molecular dopant C 60 F 48 was then added at 1% molar weight following the previously described procedures. 11 Figure 1(a) shows the chemical structures of the various materials used. The wafers of degenerately n-doped Si with 400 nm-thick SiO 2 acting as the gate and dielectric, respectively, were employed for the fabrication of discrete bottom-gate, top-contact (BG-TC) metal oxide TFTs ( Figure  1 (b)), while organic TFTs were fabricated on glass substrates using a top-gate, bottom-contact (TG-BC) architecture (Figure 1(c)) using the previously described procedures. 11 All the substrates were cleaned prior to materials deposition by ultrasonication in baths of deionised water, acetone and 2-propanol for 10 minutes each and were subjected to UVozone for 15 min. The In 2 O 3 precursor formulation was spincoated onto Si þþ /SiO 2 wafers at 4000 rpm for 30 s followed by thermal annealing at 200 C in air for 1 h. The In 2 O 3 /ZnO heterojunction was completed with the spin coating of the top ZnO layer. 7 The TFTs were completed with the deposition of 40 nm-thick top Al source-drain (S-D) electrodes via thermal vacuum sublimation. For the inverter fabrication, first, the In 2 O 3 /ZnO was deposited and patterned via conventional photolithography using the Microposit S1813 photoresist (Shipley) and the MF-26A developer. Developed areas were removed in 37% hydrochloric acid, while resist residuals were removed by acetone. The S-D electrodes were deposited via thermal evaporation of a 10 nm-thick layer of Al, acting as the adhesion and electron injecting layer for the metal oxide channel, and a 30 nm-thick hole injecting Au layer, followed by the deposition of the electrode work function modifying self-assembling molecule 2,3,4,5,6-Pentafluorothiophenol (PFBT). 22 Circuit fabrication was completed with the deposition of the ternary C 8 -BTBT:C 16 IDT-BT:C 60 F 48 (1%) blend, 900 nm thick CYTOP gate dielectric and the top Al gate electrode. The film microstructures were studied by high-resolution transmission electron microscopy (HRTEM). The electrical characterization of the TFTs and inverter circuits were performed in nitrogen at room temperature using an Agilent B2902A and Keithley 4200 semiconductor parameter analysers, respectively.
The n-type metal oxides In 2 O 3 , ZnO, Ga 2 O 3 and their alloys are the most widely studied semiconductors for TFT applications. 31, 32 Although it has been proven difficult to achieve high electron mobilities using these materials when processed at temperatures <200 C, various methods have been developed to overcome this limitation, including combustion synthesis, photonic annealing and chemical doping. 8, [33] [34] [35] [36] In this work, we exploited the recently proposed In 2 O 3 /ZnO heterojunction channel architecture to improve the TFT's electron mobility, while maintaining the processing temperature below 200 C. 7 The main advantage of using such bilayer channels is demonstrated in Figure 2(a) , where the transfer characteristics of TFTs based on single layers of ZnO and In 2 O 3 , compared with the transfer characteristics of an In 2 O 3 /ZnO bilayer, are plotted on the same graph. In 2 O 3 / ZnO TFTs exhibit consistently higher channel current (I D ) than In 2 O 3 and ZnO TFTs, indicative of higher electron mobility (l). In particular, the average l calculated over ten ZnO TFTs and ten In 2 O 3 TFTs were $1 cm 2 /Vs and 2 cm 2 / Vs, respectively, whereas In 2 O 3 /ZnO TFTs yielded electron mobilities in the range of 5-11 cm 2 /Vs, in accordance with the previous work. 7 The improved performance of the In 2 O 3 / ZnO transistors is attributed to its high quality heterointerface, which results in the formation of a sheet of free electrons confined at its vicinity. 7 The latter enables access to the extended states in the conduction band of In 2 O 3 leading to band-like charge transport characteristics. Direct evidence for the presence of a high quality heterointerface is provided by the cross-sectional HRTEM analysis [inset in Figure  2(a) ], which reveals discrete polycrystalline In 2 O 3 and ZnO layers separated by a chemically sharp interface.
The next step for the complementary circuit fabrication was to realise p-channel TFTs with a comparable level of performance to In 2 O 3 /ZnO TFTs. We have chosen organic semiconducting small molecule/polymer blends, as in recent years they have been shown to outperform the majority of organic semiconductors in TFTs. 11, 37, 38 The excellent performance of such blend systems is attributed to the vertical phase separation of the two materials during solvent evaporation, where the small molecule diffuses to the surface of the film, leading to the formation of a highly crystalline channel layer. This unique microstructure has been shown to facilitate low conductivity grain boundaries and as a result exhibits excellent hole transport characteristics. 39 For the purpose of this study, we employed a ternary blend of C 8 -BTBT:C 16 IDT-BT p-doped with C 60 F 48 (C 8 -BTBT:C 16 IDT-BT:C 60 F 48 (1%)), which has shown to exhibit significantly improved hole transport characteristics with maximum hole mobility values exceeding 13 cm 2 /Vs. 11 Figure 2(b) shows the transfer characteristics of C 8 -BTBT:C 16 IDT-BT TFTs before and after p-doping with C 60 F 48 (1%), with the p-doping having a dramatic impact on the TFT operation. The addition of C 60 F 48 is found to suppress electron transport, reduce V TH from À36 V to À25 V (Figure 2(b) and Figure S1 of supplementary material), minimize operating hysteresis and increase the ON current and the OFF current, which are all indicative signs of p-type doping. The most significant outcome of the pdoping in this system is the dramatic increase in the hole mobility. By calculating average mobility values from 16 TFTs, the hole mobility was found to increase from 2.4 cm 2 / Vs in the pristine C 8 -BTBT:C 16 IDT-BT blend OTFTs to 9.4 cm 2 /Vs for the doped C 8 -BTBT:C 16 IDT-BT:C 60 F 48 (1%) devices, demonstrating the robust performance of these ternary blend OTFTs. The improvements in mobility and operational characteristics can be attributed to the dopant that deactivates deep traps and generates additional mobile holes within the system. 11 In addition, the vertical phase segregation of the polymer and small molecule can be experimentally verified by comparing the operating characteristics of OTFTs based on the bottom and top gate architecture ( Figure S2 of  supplementary material) . Upon layer deposition, C 8 -BTBT segregates to the top of the composite layer forming a high mobility channel. As a result, top-gate devices perform extremely well. This is not the case for the bottom-gate OTFT where charge transport is found to be extremely poor with the channel currents typically 3-4 orders of magnitude lower than in top gate OTFTs.
The balanced performance makes the combination of n- length (W/L) of the p-and n-channel transistors used were 7000 lm/100 lm and 1000 lm/100 lm, respectively. To minimize parasitic effects, the In 2 O 3 /ZnO heterojunction was deposited first and patterned laterally (Figure 3(c) ) using standard photolithography, followed by the deposition of the organic blend and CYTOP layers on the entire substrate. Importantly, the p-channel transistor operation is governed solely by the top Al gate since the influence of the bottom Si þþ gate field on the organic channel is marginal ( Figure S2  of supplementary material) . Finally, the n-channel transistor is equipped with a floating Al top-gate (Figure 3(b) ). The latter metal layer does not affect electron transport occurring at the SiO 2 /In 2 O 3 /ZnO/C 8 -BTBT:C 16 IDT-BT:C 60 F 48 interface and only serves as an encapsulation layer.
Figure 3(d) shows the transfer characteristics of an n-channel In 2 O 3 /ZnO TFT and a p-channel organic blend TFT measured independently following inverter fabrication. The geometric capacitance of the CYTOP and the SiO 2 dielectrics, as well as the channel geometries, were chosen so that both TFTs exhibit similar operating characteristics with comparable performance. It should be noted that patterning of the In 2 O 3 /ZnO layer affects the device characteristics and shifts the V TH to more positive values by approximately 15 V without affecting the ON-current or the charge mobility values ( Figure S3 of supplementary material) . As a result, the patterned p-and n-type TFTs (Figure 3(d) ) exhibit similar V TH and turn-on voltages. The only negative side effect of the organic blend layer being deposited onto the n-channel (Figure 3(b) ) is the increase in the channel OFF currents from 10 À11 to 10 À7 A (Figure 3(d) ). This parasitic contribution to channel current, however, is minimal and does not affect the charge mobility calculations. Analysis of the transfer characteristics in Figure 3 (d) yields electron and hole mobility values (at V G ¼ 680 V) that are very similar and typically in the range of 5-10 cm 2 /Vs. These values are the highest reported to date for any solution-processed p-channel organic TFTs and n-channel metal oxide TFTs integrated onto the same substrate and demonstrate the potential of the proposed technology. Figure 4 shows the quasistatic voltage transfer characteristics (VTC) of the hybrid complementary inverter and the corresponding signal gain (V/V) curves measured at different supply voltages (V DD ), whilst the inset shows a microscope image of the actual integrated circuit. The inverter exhibits excellent operation with nearly ideal rail-to-rail output voltage (V OUT ) swing and a sharp transition at input voltages (V IN ) equal to V DD /2, especially at V DD ! 20 V. This feature leads to high differential voltage gain (G ¼ dV OUT /dV IN ) of >30 V/V, for V DD ! 30 V (shaded areas in Figure 4) ; a G magnitude of >1 is required for sustained signal propagation in an integrated circuit comprising a large number of logic gates/stages. Finally, the circuit exhibits large noise margins of $70% for V DD ! 20 V, which makes it highly immune to input signal noise, further demonstrating the potential of the proposed hybrid circuits within the emerging area of printed microelectronics. 15 In summary, we have demonstrated hybrid complementary integrated circuits based on a combination of high performance isotype In 2 O 3 /ZnO heterojunctions and organic blend C 8 -BTBT:C 16 IDT-BT:C 60 F 48 (1%) as the n-and p-channel TFTs, respectively. We showed that both devices can be integrated on the same substrate using solution-based processing techniques at plastic-compatible temperatures of <200 
